Prex Home / Browse Source - Prex Version: 0.9.0

root/bsp/hal/arm/integrator/platform.h

/* [<][>][^][v][top][bottom][index][help] */

INCLUDED FROM


   1 /*
   2  * Copyright (c) 2008, Kohsuke Ohtani
   3  * All rights reserved.
   4  *
   5  * Redistribution and use in source and binary forms, with or without
   6  * modification, are permitted provided that the following conditions
   7  * are met:
   8  * 1. Redistributions of source code must retain the above copyright
   9  *    notice, this list of conditions and the following disclaimer.
  10  * 2. Redistributions in binary form must reproduce the above copyright
  11  *    notice, this list of conditions and the following disclaimer in the
  12  *    documentation and/or other materials provided with the distribution.
  13  * 3. Neither the name of the author nor the names of any co-contributors
  14  *    may be used to endorse or promote products derived from this software
  15  *    without specific prior written permission.
  16  *
  17  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
  18  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  19  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  20  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
  21  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  22  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  23  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  24  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
  25  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
  26  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
  27  * SUCH DAMAGE.
  28  */
  29 
  30 #ifndef _INTEGRATOR_PLATFORM_H
  31 #define _INTEGRATOR_PLATFORM_H
  32 
  33 /* number of interrupt vectors */
  34 #define NIRQS           29
  35 
  36 #ifdef CONFIG_MMU
  37 #define CM_IOMEM_BASE   0xc0000000
  38 #else
  39 #define CM_IOMEM_BASE   0
  40 #endif
  41 
  42 #define FPGA_BASE       (CM_IOMEM_BASE + 0x10000000)
  43 #define TIMER_BASE      (CM_IOMEM_BASE + 0x13000000)
  44 #define ICU_BASE        (CM_IOMEM_BASE + 0x14000000)
  45 #define UART_BASE       (CM_IOMEM_BASE + 0x16000000)
  46 
  47 #endif /* !_INTEGRATOR_PLATFORM_H */

/* [<][>][^][v][top][bottom][index][help] */